Mr. Lay Lay Goh

Sr Engineering manager
Intel Corporation
Programable Systems Group
San Jose, CA
USA 95134

Papers:

A Comprehensive Approach for Post Silicon Unique Hold Time Violation Debug on Ethernet Interface Issue