Mrs. Lai Khei Kuan

Failure Analyst
Intel Corporation
Failure Analysis
San Jose, CA
USA 95131

Papers:

A Comprehensive Approach for Post Silicon Unique Hold Time Violation Debug on Ethernet Interface Issue