This seminar will introduce the audience to a debug technique known as Logic Mapping. The methodology is used to analyze electrical failures in the logic portions of a design by integrating existing logic debug approaches (primarily scan based diagnosis) with the in-line defect inspection data gathered during the manufacturing process. After an introduction, the focus of the presentation will center around the usefulness of the scheme and obstacles that may occur along the way.