ISTFA Home      Exposition      To Register      ASM Homepage
Back to "Session 15: Yield Analysis" Search
  Back to "Symposium" Search  Back to Main Search

Thursday, November 16, 2006 - 10:20 AM

Improving Yield Using Scan and DFT Based Analysis for High Performance PowerPC® Microprocessor

R. Talacka, N. Tendolkar, Freescale Semiconductor, Austin, TX; C. A. Paquette, AMD, Austin, TX

View in WORD format

Summary: Significant yield improvement requires finding yield issues quickly so process and design fixes can be implemented. Selecting a specific test methodology and using today’s advanced tools like Freescale’s DFT/FA finds more yield issues earlier enabling quicker production releases.