M. Versen, University of Applied Sciences Rosenheim, Rosenheim, Germany; D. Diaconescu, J. Touzel, Infineon Technologies AG, Munich, Germany

Summary: The paper presents a case study of a bitline oriented failure mode connected to a redundancy evaluation in the DRAM periphery. The failure mode analysis and fault modeling focus both on the root-cause and on the test aspects of the problem.