ISTFA Home   •   Exposition   •   To Register   •   ASM Homepage
Back to "Session 8: Sample Prep for Chip Access and Device Deprocessing 2" Search
  Back to "Symposium" Search  Back to Main Search

Wednesday, November 17, 2010 - 9:40 AM
8.1

Characterization and Failure Analysis of 3D Integrated Semiconductor Devices- Novel Tools for Fault Isolation, Target Preparation and High Resolution Material Analysis

F. Altmann, M. Petzold, C. Schmidt, R. Salzer, Fraunhofer Institute for Mechanics of Materials, Halle, Germany; C. Cassidy, Austriamicrosystems AG, Unterpremstaetten, Austria; P. Tesch, Oregon Physics, Hillsboro , OR; N. Smith, Oregon Physics, Hillsboro, OR

View in PDF format

Summary: In this paper we will introduce a novel methodical approach for TSV material and failure analysis, allowing to link non-destructive defect localization with efficient and accurate target preparation as well as with material and strain characterisation in the nanometer range, into a subsequent analysis workflow. The potential and advantages of the new concept and tools will be demonstrated for 3D integrated devices.