Mr. Daniel Nuez

Xilinx
2100 Logic Dr
San Jose, CA
USA 95124

Papers:
10.6 Die Level Defect Analysis Using Combined Techniques of AFP with Electron Microscopes