Mr. Lay Lay Goh

Staff Engineer
Altera Corporation
San Jose, CA
USA 95134

Papers:

Automated Workflow for High-Precision Delayering and Failure Analysis in 7nm Programmable Logic
Closing Test Coverage Gaps in High-Volume Semiconductor Manufacturing: A Debug Methodology Leveraging Failure Analysis