5.9
Challenges of Small Defect Analysis in Large Analog Power FET Arrays

Tuesday, November 5, 2013: 2:20 PM
Meeting Room 230A (San Jose McEnery Convention Center)
Mr. Eric Cattey , Freescale Semiconductor, Tempe, AZ

See more of: Session 5: Case Studies and the Failure Analysis Process
See more of: Symposium