Dr. Martin Versen

Prof.
University of Applied Sciences Rosenheim
Faculty of Engineering
Hochschulstrasse 1
Rosenheim Germany 83024

Papers:
Introduction to Verification and Test Using a 4-bit Arithmetic Logic Unit Including a Failure Module in a Xilinx XC9572XL CPLD