Mr. Tim J. Pifer

Failure Analysis Engineer
Intel
TMG
2501 NW 229th Ave
Hillsboro, OR
USA 97006

Papers:
27.2 Logic LIVA Fault Isolation in Synthesized Logic