Mr. Matthew M. Mulholland

Process Engineer
Intel Corporation
Post Silicon Validation
Santa Clara, CA
USA 95054

Papers:

Pulse Laser Ablation Techniques for IC Package Substrate Modifications and Validation