Chee-Chun Tay

Mentor Graphics Corporation
n/a Singapore n/a

Papers:

Optimization of EeLADA for Circuit Logic Defect Localization Using Defect Simulation