Mr. Matthew M. Mulholland

Process Engineer
Intel Corporation
Physical Debug Development Lab
Santa Clara, CA
USA 95054

Papers:

Sample Preparation Techniques for Reduced Lateral Heat Distribution and Implications for Non-IR Probing on Integrated Circuits