In-house transistors' layer reverse engineering characterization of a 45nm SoC
In-house transistors' layer reverse engineering characterization of a 45nm SoC
Tuesday, October 30, 2018: 1:50 PM
Exhibit Halls A/B (Phoenix Convention Center)