Mr. Daniel Nuez

Sr. Engineer
Xilinx
QNG
San Jose, CA
USA 95124

Papers:

Failure Localization Techniques for 7nm & 16nm Process Nodes in Monolithic & 2.5D SSIT Package Technology Using OBIRCH, LVP and Advance Die Thinning Method