Optimization of annealing process conditions to reduce gate induced drain leakage current in Buried-Gate FETs.
Optimization of annealing process conditions to reduce gate induced drain leakage current in Buried-Gate FETs.
Tuesday, November 1, 2022: 4:35 PM
Ballroom A (Pasadena Convention Center)