Ms. Chae Soo Kim

Process Integration, Engineer
Samsung
Gyeonggi-do Korea, Republic of (South) 445-330

Papers:

Voltage Free Failure Analysis of Sub-15nm DRAM Gate Insulator Breakdown based on Thermal Laser Stimulation