Kimberlee Celio

Failure Analysis R&D Engineer
Intel Corporation
Hillsboro, OR
USA 97124

Papers:

Comprehensive Fault Isolation Technologies for the Gate-All-Around Transistor and Backside Power Delivery Paradigm Shifts