Mrs. Patrizia Casella

Failure Analysis Engineer
STMicroelectronics
Quality and Reliability
Catania, Catania
Italy

Papers:

Product Yield, Test and Diagnostics - Iterative approach LVI-based for devices with single scan chain architecture