A Sample Preparation on Decapsulation Methodology for Effective Failure Analysis on Thin Small Leadless (TSLP) Flip Chip Package with Copper Pillar (CuP) Bump Interconnect Technology

Monday, November 10, 2014: 3:40 PM
310 A (George R. Brown Convention Center )
Mr. HoonYen Gwee , INFINEON TECHNOLOGIES, Malacca, Malaysia

Summary:

A Sample Preparation on Decapsulation Methodology for Effective Failure Analysis on Thin Small Leadless (TSLP) Flip Chip Package with Copper Pillar (CuP) Bump Interconnect Technology.
See more of: Packaging and Assembly Analysis I
See more of: Symposium