Analysis of Retention Time Degradation Caused by Electrostatic Potential Variation between Adjacent Bit-line and Adjacent Contact node in DRAM

Wednesday, November 9, 2016

Mr. Jung IL Mok , Samsung Electronics Co., Ltd, Hwaseong City, Korea, The Republic of

See more of: Device FA - Poster
See more of: Technical Program