Mr. Liangshan Chen

GLOBALFOUNDRIES
Malta, NY
USA 12020

Papers:

Process Flow employed for Parametric Test Structure Shorts Fault Isolation in sub-22 nm technologies in high throughput Foundries
Characterization of Gate Oxide Pinhole Defect in NMOS FinFET Devices